This paper presents the use of a novel, single-stage high-power-factor electronic ballast with a symmetrical class-DE low-dυ/dt resonant rectifier as a power-factor corrector for fluorescent lamps. The power-factor correction is achieved by using a bridge rectifier to utilize the function of a symmetrical class-DE resonant rectifier. By employing this topology, the peak and ripple values of the input current are reduced, allowing for a reduced filter inductor volume of the EMI filter. Since the conduction angle of the bridge rectifier diode current was increased, a low-line current harmonic and a power factor near unity can be obtained. A prototype ballast, operating at an 84-kHz fixed frequency and a 220-V rms , 50-Hz line input voltage, was utilized to drive a T8-36W fluorescent lamp. Experimental results are presented which verify the theoretical analysis.
I. INTRODUCTION
High-frequency resonant inverters have played a very important role in the development of gas-discharge lamps, especially fluorescent lamps, since they can improve the light quality and prolong the lamp lifetime [1] . Most electronic ballasts use class-D resonant inverters because they can provide a high striking voltage during startup. In addition, they provide current-limiting control to allow for steady-state operation with a low crest factor for fluorescent lamps. However, this type of circuit causes a large and sharp input current when the input ac source voltage reaches its peak. The distorted current waveform affects the power quality and results in a lower total power factor. In order to alleviate this drawback, a power-factor correction (PFC) circuit must be attached to the electronic ballast, thus reducing the harmonics in the utility line current and satisfying the IEC 61000-3-2 class-C standard for lighting equipment. The high-power-factor, electronic ballast is developed using a two-stage circuit, which has been presented in previous studies [2] - [5] . The main problem associated with a two-stage electronic ballast is the increasing number of components it requires, which results in higher costs. Recently, many researchers have focused on a single-stage approach in which the power-factor-corrector stage and the dc/ac resonant inverter stage are integrated into single-stage electronic ballasts (SSEBs) [6] - [17] . However, most single-stage electronic ballasts use a large electromagnetic interference (EMI) filter due to the high levels of harmonic distortion from line input current, making this ballast unattractive for commercial applications. The objective of this paper is to introduce a new SSEB topology in which a symmetrical class-DE rectifier is used as a power-factor corrector while the volume of the inductor in the EMI filter is reduced. This paper is organized as follows. In Section II, the circuit description is presented. In Section III, the principle of operation is described. The design procedure for the components is presented in Section IV. Simulation and experimental results to support the theoretical analysis are presented in Section V. In Section VI, a simplified circuit is presented. Some conclusions are given in Section VII. 
II. CIRCUIT DESCRIPTION

III. PRINCIPLE OF OPERATION
The principle of operation of the symmetrical class-DE resonant rectifier in the PFC stage is demonstrated by the equivalent circuit shown in Fig. 2(a) Fig. 2(d) . The output characteristics of the symmetrical class-DE low-dυ/dt rectifier with a varying resistive load roughly match the conceptual waveforms of the proposed PFC shown in Fig. 3 . Fig. 3(a) shows the sinusoidal line-voltage waveform. The minimum load resistance, R DEmin , is defined as [16] :
The ratio of the dc bus voltage and the amplitude of the input line voltage, V B /V in , is obtained as (2) . Figure 7 illustrates the voltage ratio (V B /V in ), which is a function of the maximum duty ratio of the class-DE rectifier diode, D dmax , according to (2) . The minimum conduction angle, , min  which is a function of the duty ratio of the maximum class-DE rectifier, is shown in Fig. 8 . The normalized effective input impedance [18] of the class-DE resonant rectifier is 
IV. DESIGN PROCEDURE
The design of the proposed SSEB can be divided into two parts: the PFC semi-stage and the ballast semi-stage. The ballast semi-stage can be designed as detailed in [16] . The design procedure for the PFC semi-stage, using a symmetrical class-DE low-dυ/dt rectifier, is given as follows: 1. To design the PFC symmetrical class-DE rectifier, the no-load condition, at the duty ratio , 
A. The PFC Semi-Stage Design
To mimic the design criteria of the proposed ballast, the electronic ballast was designed to handle a line rms voltage, V inrms , of 220 V and a line frequency, f L , of 50 Hz. It was assumed that the total ballast efficiency, ,  was equal to 0.9.
The ballast drew a sine-wave input current. The input power is given by:
The amplitude of the ballast input current is calculated from: 
High-frequency, stored-charge capacitors were selected to have the following configuration: C DE = C DE1 = C DE2 = 10 nF.
The switching frequency, f s , is given by: 
Under a full load, the normalized effective input impedance of the class-DE resonant rectifier is: 
The input impedance value of the class-DE rectifier is obtained by solving (7) - (10) . The resulting value is = 10.9 -j4.8 Ω. The magnitude of i d = i d1 + i d2 , under a full load, is determined by:
The bus voltage, V B , is equal to 327 V; therefore, I d_fl = 0.868 A. The magnitude of the equivalent voltage source, , is:
where the magnitude of the impedance of is given by:
Under the no-load condition, the magnitude of the driving current, i d , is determined by:
Therefore, I d_nl = 1.635 A, and the magnitude of the equivalent voltage source, 1  , is determined by:
The values of V 1 and L d are obtained by solving (12), (13), 
The total inductance L d(total) is:
To achieve a ripple voltage of less than 1%, the value of the bulk filter capacitor is determined by:
B. Ballast Semi-Stage Design
A class-D parallel resonant inverter is shown in Fig. 6(c) , the design of which can be found in [2] . The class-D parallel resonant inverter is easy to design.
C. Conduction Loss Analysis
The calculated conduction loss of the electronic ballast, as a function of the load resistance, R L , is depicted in Fig. 5 . Therefore, the maximum value of the drain current (i.e., Fig. 5(c) . Thus the power loss in each MOSFET's forward resistance, r DS , is given by: 
The bridge rectifier was built using a (Philips BYM36C) fast-recovery diode with a pn junction diode (V D = 1.22 V).
The ESR of the filter inductor is r Lf = 1.391 Ω. Thus, the conduction loss in the filter inductor, L f , can be obtained as:
Therefore, the standard value of 68 μF is selected for C B . Fast Recovery Diodes BYM36C
L r 775 μH (EE25/13/7 N27-EPCOS) C d1 and C d2 100 nF (polypropylene) C DE1 and C DE2 10 nF (polypropylene) C r 4.7 nF (polypropylene)
in Lf I r = 45.937 mW.
The parasitic resistance of the series inductor, r Ld , is 0.119 Ω.
Thus the conduction loss in the inductor, L d , is obtained from:
The parasitic resistance of the inductor, r Lr , is 0.371 Ω, and the maximum value of the resonant current, I r , is given by (23). Therefore, the conduction loss in the inductor, L r , is given by: 
Conduction losses due to the parasitic resistance in the overall capacitors are very small. Therefore, their affects were neglected. Figure 11 shows the simulated input line-current waveforms of the asymmetrical and symmetrical class-DE resonant rectifiers without a filter inductor, L f .
V. SIMULATION AND EXPERIMENTAL RESULTS
A. Simulation Results
These waveforms show that the input line current in the symmetrical class-DE resonant rectifier has half the peak value and double the frequency when compared to the asymmetrical rectifier. The higher value for the peak line input current is the main drawback of the asymmetrical topology. 
B. Experimental Results
A prototype ballast was constructed using the component values obtained from the design procedure given above. The details of these calculations are given in design procedures A and B. The circuit parameters are presented in Table II . The switching frequency was fixed at about 84 kHz. The line voltage was set to 220 V rms , and the line frequency, f L , was 50 Hz. The measured input line power was approximately 39.9 W, while the input power-factor was approximately 0.99 (as shown in Fig. 12 ). The THD of the input current, THDi, was about 1%, as shown in Fig.  13 . The proposed electronic ballast can be operated with a line voltage of 220 V rms 20%. The measured THDi and PF are shown in Fig. 14 . Otherwise, the electronic ballast will suffer from a wide range of lamp power variations. Near the zero crossing, the line current can not reach zero if the line voltage is too high. On the other side, the line current shows a dead band near the zero crossing when the line voltage is too low. In such cases, a near-sinusoidal line input current can be obtained by using switching frequency modulation over a wide range of line input voltages. The proposed scheme provides a more systematic and feasible solution. Because the previous ballasts had an interaction between the current in the PFC semi-stage and the current in the inverter semi-stage, they had a high lamp-current crest factor when trying to achieve a low THD in the line-input current. Fig. 18 illustrates the measured waveform of the lamp current. The crest factor of the lamp current was 1.42, which meets the general lamp manufacturer recommendation of a value below 1.7. Fig. 19 shows the measured waveforms of the lamp voltage and the lamp current. The lamp power, P L , was 35.978 W. The measured efficiency of the ballast was approximately 90%.
VI. SIMPLIFIED CIRCUIT
The circuit for the proposed electronic ballast can be simplified by combining the two high-frequency capacitors, C DE1 and C DE2 , into one, as shown in Fig. 20 . The number of capacitor components is reduced. An (IR2153) IC, which is a high-side low-side driver, was used to drive a pair of MOSFETs, which were connected to form the half-bridge inverter.
VII. CONCLUSION
A novel, single-stage, high-power-factor, electronic ballast with a symmetrical class-DE low-dυ/dt rectifier as a PFC is proposed in this paper. The proposed PFC was achieved by using a bridge rectifier that serves as a symmetrical class-DE resonant rectifier. The two active power switches were operated under the ZVS condition. By using this topology, the conduction angle of the bridge rectifier diode current was increased, resulting in a low-line current harmonic, a power factor near unity, and reductions in the size and weight of the EMI filter. The prototype ballast was implemented to drive a T8-36W fluorescent lamp. The switching frequency was fixed to approximately 84 kHz. Experimental results verified the theoretical analysis. The designed electronic ballast had a power factor of 0.99, a 1% THD i (which satisfies the lighting equipment IEC 61000-3-2 class-C standard), a 1.42 lamp-current crest factor (which meets the lamp manufacturer recommendations), and an efficiency of 90%.
